Reconfigurable phase-locked loops on a FPGA utilizing intrinsic synchronizability
Hisa-Aki Tanaka, Akio Hasegawa, and Shinichiro Haruyama
IEE Electronics Letters, 2001.
Abstract
A new digital phase-locked loop (PLL), utilising the synchronisability of electrical oscillators, on a field-programmable
gate array has been developed. By interconnecting such PLLs, a dynanlicaly reconflgurable clock network was fonncd, which has
been difficult with conventional PLL techniques.
Download PDF
Figures at a glance
References
- GUTNIK, V., and CHANDRAKASAN, A.: `A 300MHz 4-Mb wave pipcline CMOS SRAM using a multi-phase PLL'.
ISSCC Dig. Tech Papers, San Francisco, February 2000, pp. 174-175
- MIZUNO, H., and ISHIBASHI, K.: `A noise-immune GHz-clock distribution schemc
using synchronous distributed oscillators'.
ISSCC Dig. Tech. Papers, San Francisco, February 1998, pp. 404-405
- HAJIMIRI, A., and LEE, T.H.: `A general theory of phase noise in electrical
oscillators', IEEE J. Solid-State Circuits, 1998, 33, pp. 179-194
-
BEST, R.E.: `Phase-locked loops: design, simulation, and
applications'(MCGraw-Hill, 1997)